during the 10-year High Luminosity phase (HL-LHC). New silicon tracking detector systems will be installed to fully exploit the physics potential of the upgraded machine. Inner tracker systems will be composed entirely of silicon pixel modules and capable of withstanding intense radiation environments while minimizing material in the detector region. Serial power distribution systems offer an attractive approach to fulfill the required granularity, radiation tolerance, and material constraints for these next-generation pixel detectors. This powering scheme is based on the use of ShuntLow Dropout regulators that will be integrated on the future pixel readout chip designed by the RD53 collaboration. Design choices for powering the inner tracker front-end electronics are discussed along with recent R&D activities in novel serial powering schemes. First results from system tests of serial power chains with pixel readout chip prototypes are presented.
I. INTRODUCTION
HE upgrade of the Large Hadron Collider for the HighLuminosity (HL-LHC) phase will introduce extreme operating conditions for the experiments' inner detectors, including very high hit and trigger rates of 3 GHz/cm 2 and 1 MHz, respectively. The radiation levels of the innermost regions of the tracking detectors will reach the unprecedented levels of 1 Grad of Total Ionizing Dose (TID) and a hadron fluence of 2 × 10 16 neq cm −2 for 10 years of operation. In addition, stringent material requirements are imposed as extra material could spoil pattern recognition and the track parameter estimation. There are also very tight physical constraints on the available space for the services demanding the minimization of their mass. Therefore, the tracking detectors for both ATLAS and CMS experiments need to be highly efficient and low mass to fully exploit the physics potential of the upgraded machine.
The new inner tracking detectors will remain 'hybrid' i.e. they will be based on modules composed of a silicon sensor bump-bonded to several front-end chips (up to 4). Both thin planar silicon sensors, and intrinsically more radiation resistant 3D sensors, are being considered and have demonstrated promising results so far. Smaller pixel sizes of 25 µm x 100 µm or 50 µm x 50 µm will be used for better resolution leading to tracking systems of billions of pixel channels. Such granular pixel systems demand a readout chip Manuscript received December 15, 2018. Dominik Koukola is with the Experimental Physics Department, CERN, Geneva, Switzerland (e-mail: dominik.koukola@cern.ch) Styliani Orfanelli is with the Experimental Physics Department, CERN, Geneva, Switzerland (e-mail: styliani.orfanelli@cern.ch) developed in deep sub-micron CMOS technology and with a digital architecture where group of pixels will share digital resources for buffering, control, and data formatting.
A large demonstrator pixel readout chip, the RD53A, which is about half size of the final production chip, has been designed by the RD53 collaboration in 65 nm CMOS technology addressing all the above-mentioned challenges [1] . The use of modern high density low power CMOS technology with low supply voltage (1.2V) results in a pixel chip that must be supplied with a significant current of about 1.5 A, under normal operating conditions. A passive parallel powering scheme is excluded for such high currents and the use of local DC/DC converters is also excluded due to the extremely hostile radiation environment and the tight constraints on material budget and space. A serial power distribution scheme is the only viable solution to supply the HL-LHC pixel detectors with the required current levels, within acceptable material budget and power cable losses.
In this serial powering scheme, a constant current is provided to a chain of pixel modules (~8). Each module hosts up to four pixel chips that are connected in parallel and share the current among themselves. To support this scheme, local shunt-regulators are required to generate the required voltages for the pixel chip. The RD53A chip has two Shunt-Low Dropout (Shunt-LDO) regulators, one per power domain (analog and digital), integrated on chip. These regulators are highly specialized and optimized for the HL-LHC radiation environment.
In the work presented here, we focus our attention on the serial powering scheme for the inner tracker systems of the CMS and ATLAS experiments, including a careful overview of the implementation of this scheme. The Shunt-LDO regulator integrated on the RD53 chip will be presented and some of the most recent results of extensive system tests with RD53A chips will be shown, demonstrating reliable and efficient operation of the serial powering scheme for the future pixel readout chips.
II. SERIAL POWERING USING SHUNT-LDO REGULATORS

A. Concept
In the future serial powering scheme of the CMS and ATLAS Inner Tracker for HL-LHC, multiple pixel modules are connected in series. A constant power supply current is supplied to the chain and "re-used" among the modules, as shown in Fig. 1 . Enough current must be injected in the power loop to satisfy the highest possible load current demands and to ensure stable operation of the Inner Tracker detectors. Given the restrictions mentioned above, serial powering has major advantages over classical parallel supply schemes. A significant reduction in the power cabling proportional to the length of the power chain can be accomplished. As it is current-based and not sensitive to voltage drops on the power cables, thinner power cables can be used, which could further reduce the cabling material budget. Moreover, serial powering can be implemented on-chip, in radiation hard technology, without the need for auxiliary electronics, like DC/DC converters. Lastly, it is a relatively low noise system, insensitive to dynamic load changes since the total current in a chain remains constant, independent of the actual current consumed in the load.
B. The RD53A Shunt-LDO regulator
The Shunt-LDO regulator is a combination of a low-drop linear voltage regulator and a shunt regulator. It is specifically designed to assure appropriate current sharing between multiple chips, powered in parallel, appearing as a simple resistive load with a voltage offset. This input impedance is defined by external resistors, which together with the offset voltage defines the working point of the Shunt-LDO, as shown in Fig. 2 . The RD53A chip integrates two independent Shunt-LDO regulators, powered in parallel, to provide the analog and digital supply voltages, where each one is proportional to an independent reference voltage. Any extra provided current that is not consumed by the chip core is shunted to ground, keeping the total chip current constant. All circuits (both analog and digital) have been placed in deep N-wells for maximum possible substrate isolation to reduce the coupling between digital and analog domains. The reference and offset voltages are configurable and provided by on-chip integrated bandgaps.
Each Shunt-LDO can take up to 2 A and 2 V. A dropout voltage of 0.2 V is required for stable operation of the lowdrop linear voltage regulator, hence for an output voltage of 1.2 V, a minimum input voltage of 1.4 V is required. A nominal operational point of the RD53A Shunt-LDO has been defined as 1.4 V input voltage for 1 A input current, but ultimately the optimal working point will be chosen by the experiments according to their needs. For a nominal current consumption of less than 1 A per power domain, these regulators have a current margin of about 100%. This power capability margin assures that if a single chip on a module fails, the neighbouring, parallel chips will be able to take on its current without affecting the stability of the rest of the chain.
III. SYSTEM ASPECTS OF SERIAL POWERING
An "across-module" scheme implies that all pixel chips on the same module are at the same potential, which is a major advantage for the connection to the common pixel sensor. As shown in Fig. 3 a module can host multiple chips connected in parallel, sharing the input current among themselves and passing it on to the next module in the chain. One common pixel sensor is connected through bump-bonding to the pixel chips. The grounding scheme and system-wide electrical connectivity must be carefully considered as part of the overall system design. All signals to and from pixel modules, including data readout and control paths, are AC-coupled electrical connections. Connectivity between chips within the same module does not require AC-coupling. Service modules, handling the data to and from the pixel modules, and which are responsible for the electrical to optical data conversion step, will be powered by DC/DC converters independently from the serial chain. To avoid mixing grounds, only pixel modules belonging to the same serial chain should be connected to a single optical service module.
A. Shunt headroom and thermal aspects
The constant current provided must satisfy the highest possible load and include a current margin, the current headroom. This extra current together with local decoupling capacitors allows to cope with dynamic load variations and makes the input current independent of chip activity, such as changes in hit and trigger rates. Any excess input current that is not consumed by the chip core is burned in the shunt part of the regulators. This implies that the power consumption of the electronics remains constant at the cost of a slightly higher power dissipation. The choice of current headroom (10%, 25%, etc.) is a tradeoff between power budget and stability, and is another choice that has to be made by the experiments.
Overload conditions, where the load exceeds the provided current, will make the Shunt-LDO regulator fall out of regulation and possibly affect neighboring chips. To prevent this, overload as well as overvoltage protection mechanisms are currently under study and are implemented on a new Shunt-LDO test chip that has been recently submitted.
The Shunt-LDO regulators are distributed in a concentrated area on the bottom of the chip. Any current not consumed by the chip core is burned there, creating a hotspot. This effect is more pronounced in case of failure scenarios such as the loss of a neighboring chip or bad configuration (up to 30W/mm²). In those cases, the unused current increases and the Shunt-LDO must dissipate more power. This hotspot has to be addressed in the cooling design of the detectors in order to assure that the chips and sensors will be cooled down properly.
B. High voltage distribution
High voltage (HV) is needed for the depletion of pixel sensors and is distributed in parallel. Ideally, the cabling of the sensor bias should follow the modularity of the serial power chains, i.e. one sensor biasing line powering in parallel all the sensors of a serial power chain, as shown in Fig. 4 (right) . This solution would reduce HV cabling requirements and save mass, though care must be taken to ensure that voltage drops along the serial chain do not unintentionally bias the sensors. If the depletion voltage of the sensors is low, as in the case of 3D sensors, it might be necessary to provide individual HV lines to each module to compensate for the difference of local grounds, as shown in Fig. 4 (left) .
An appropriate HV distribution scheme has to be chosen carefully taking into account the different local module grounds. Studies are ongoing to optimize the number of HV lines and to investigate the presence of a dedicated HV return line. 
IV. SERIAL POWERING TESTS OF PIXEL CHIPS
Serial power tests have been conducted with chains of up to 16 RD53A pixel chips. A mechanical structure has been designed to hold up to eight chips each, and allows to easily change between parallel and serial configurations. Different topologies, such as having 16 chips in series or emulating modules with up to four chips in parallel have been tested. The operation of these chains has been proven to be very stable and reliable. An issue with the start-up current relating to inter-dependency of the Shunt-LDO and bandgaps has been identified. As they both rely on each other a rather high current has to be provided to power up the chip. This start-up behavior is already improved in the new Shunt-LDO test chip, where a completely new bandgap scheme has been introduced. 
A. Transient propagation in a serial power chain
For reliable operation of a pixel chip in a serial power chain, it is important that neighboring chips do not affect the performance of the other. In particular, the highly active digital part should not affect analog performance. Maximum limits of 10% for the digital and 1% for the more sensitive analog domain were considered as acceptable. To verify that voltage fluctuations are in an acceptable range, transient propagation measurements have been carried out for a chain of eight RD53A chips emulating two serially powered modules with four chips in parallel, as shown in Fig. 6 . A constant current of 4.2 A was provided to the chain, which included around 10% current headroom for each chip. By creating a large transient in the digital part of one chip, simulating a load step of 0.5 A to 0.1 A at t=0us, the transient response of the output voltages of all regulators were measured along the chain. The impact of this relatively large load transient to the digital and analog voltage domains in the chain are shown in Fig. 7 . The resulting transients are well within the acceptable range. The affected chip shows variations of 50 mV (<10%) in the digital domain and 10 mV (<1%) in its analog domain. Additionally, with fluctuations of 5 mV (<1%), the parallel regulator outputs are well within the specified requirements, and no measurable transients were observed further downstream in the chain. This test has demonstrated a negligible transient propagation along a serial power chain.
V. CONCLUSION
A novel serial powering scheme will be used to supply the HL-LHC pixel detectors of ATLAS and CMS experiments. The future readout pixel chip developed within the RD53 collaboration supports this option with on-chip integrated Shunt-LDO regulators that have been tested and characterized in serial power chains.
Furthermore, detailed studies on the implementation of the serial powering scheme have been performed and tests with serial chains consisting of up to 16 chips have proven serial powering to be very stable and reliable.
A new Shunt-LDO test chip with an improved design, including additional protection mechanisms and startup improvements, has been submitted recently and will be tested soon. Extended serial powering and EMC testing will be continued in following months before the final production chip (RD53B) submission in mid-2019.
